Abstract
A metal–oxide–semiconductor structure containing a single layer of size-controlled silicon nanocrystals embedded into gate oxide was fabricated. Size control for the silicon nanocrystals was realized by using a SiO2/SiO/SiO2 layer structure with the embedded SiO layer having the thickness of the desired Si nanocrystals and using a high-temperature annealing for forming the silicon nanocrystals. Current–voltage, capacitance–voltage, and conductance–voltage characteristics were measured for a sample containing 4-nm-sized crystals. From the Fowler–Nordheim plot an effective barrier height of 1.6 eV is estimated for our silicon nanocrystals. Electron trapping, storing, and de-trapping in silicon nanocrystals were observed by capacitance–voltage and conductance–voltage measurements. The charge density was measured to be 1.6×1012 /cm2, which is nearly identical to the silicon-nanocrystal density measured approximately via a transmission electron microscopy image. Conductance measurements reveal a very low interface charge of our structure.
Similar content being viewed by others
References
A.G. Cullis, L.T. Canham, P.D.J. Calcott, J. Appl. Phys. 82, 909 (1997)
T. Shimizu-Iwayama, N. Kurumado, D.E. Hole, P.D. Townsend, J. Appl. Phys. 83, 6018 (1998); T. Shimizu-Iwayama, T. Yoichi, A. Kamiya, M. Takeda, S. Nakao, K. Saitoh, Nucl. Instrum. Methods B 112, 214 (1996)
W.S. Cheong, N.M. Hwang, D.Y. Yoon, J. Cryst. Growth 204, 52 (1999)
L. He, T. Inokuma, Y. Kurata, S. Hasegawa, J. Non-Cryst. Solids 185, 249 (1995)
H. Seifarth, R. Grötzschel, A. Markwitz, W. Matz, P. Nitzsche, L. Rebohle, Thin Solid Films 330, 202 (1998)
M. Fujii, A. Mimura, S. Hayashi, D. Kovalev, F. Koch, Mater. Res. Soc. Symp. Proc. 638, F9.2.1 (2001)
U. Kahler, H. Hofmeister, Opt. Mater. 17, 83 (2001)
M. Zacharias, J. Heitmann, R. Scholz, U. Kahler, M. Schmidt, J. Bläsing, Appl. Phys. Lett. 80, 661 (2002); see also J. Heitmann, F. Müller, M. Zacharias, U. Gösele, Adv. Mater. (2005) in press
S. Huang, S. Banerjee, R.T. Tung, S. Oda, J. Appl. Phys. 94, 7261 (2003)
E.H. Nicollian, J.R. Brews, MOS (Metal Oxide Semiconductor) Physics and Technology (Wiley, New York, 1982)
H. Takashi, Gate Dielectrics and MOS ULSIs: Principles, Technologies and Applications (Springer, Berlin, 1997)
S.M. Sze, Physics of Semiconductor Devices (Wiley, New York, 1981)
J. Heitmann, F. Müller, L.X. Yi, M. Zacharias, D. Kovalev, F. Eichhorn, Phys. Rev. B 69, 195309 (2004)
S. Tiwari, J.A. Wahl, H. Silva, F. Rana, J.J. Welser, Appl. Phys. A 71, 403 (2000)
S. Huang, S. Banerjee, R.T. Tung, S. Oda, J. Appl. Phys. 93, 576 (2003)
S. Tiwari, F. Rona, K. Chan, L. Shi, H. Hanafi, Appl. Phys. Lett. 68, 1377 (1996)
J. De Blauwe, G. Groeseneken, IEEE Trans. Electron Devices 45, 1745 (1998)
Author information
Authors and Affiliations
Corresponding author
Additional information
PACS
72.80.Sk; 73.63.Bd; 73.40.Qv
Rights and permissions
About this article
Cite this article
Lu, T., Shen, J., Mereu, B. et al. Electrical behavior of size-controlled Si nanocrystals arranged as single layers. Appl. Phys. A 80, 1631–1634 (2005). https://doi.org/10.1007/s00339-005-3220-6
Received:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s00339-005-3220-6